Multilevel inverters, including the flying-capacitor topology require more complex control due to the additional flexibility offered by the multiple output voltage levels. One such control method is based on the conventional sinusoidal pulse width modulation (SPWM) scheme and uses multiple triangular carriers. There are a number of SPWM variants that achieve the desired inverter control. This paper presents the results of an investigation into these different schemes and their influence on the power quality and efficiency of a flying-capacitor inverter.
INTRODUCTION
The flying-capacitor inverter, first proposed by Meynard and Foch (1, 2), is a multiple voltage level inverter topology intended for high-power, highvoltage power applications. For instance, future large variable speed motor drives and static power conditioners for renewal energy distributed power systems will be practical using the flying-capacitor inverter. In common with all types of multilevel inverter, their main benefits lie in the utilisation of lower voltage power devices and the ability to synthesise a sinusoidal output with low harmonic distortion. The control for a multilevel inverter is more complex than a conventional bridge inverter, but the techniques employed are fundamentally the same. The additional voltage levels available to the load can be optimally used to improve the power quality at a reduced switching frequency. Control techniques such as staircase angle control (3), sinusoidal pulse width modulation (SPWM) and space vector PWM all offer solutions to the controller needs. Practical consideration must also be addressed to the need to balance power device utilisation and in the case of the flying-capacitor inverter, balance the cell-capacitor voltages. This paper presents an investigation into the performance of a practical flying-capacitor three-phase inverter supplying a star-connected lagging load when controlled by various SPWM schemes.
The flying-capacitor inverter employs capacitors within its structure in order to constrain the maximum voltages seen by each power switch. The topology is scalable in terms of voltage level, and a circuit is configured from a basic cell comprising a capacitor and two power switches operating in a complementary manner. Figure 1 shows the four-cell, three-phase inverter used in this investigation. The capacitor clamping feature presents a problem for the inverter control due to the need to ensure adequate capacitor voltage balancing under all operating conditions. Carrère et al (4) have shown that this issue can be addressed by utilising all the different switching states within the control. In an N-cell inverter, there are N possible switching states that supply the lowest voltage level. To ensure capacitor voltage balancing, all of these switching states must be used in equal measure in terms of period and cycle angular instance during steady state operation. This can be achieved by cycling each switching state in turn over N cycles for an N-cell inverter. Conventional two-level inverters are commonly controlled to give a sinusoid output voltage using a sinusoidal or sine-triangle PWM control scheme (5 The complexity of the control coupled with the effect of the capacitor voltage variation on the load voltage waveform means that computer simulation is required to fully evaluate the various merits of different SPWM schemes. A simulation program, written in C++, has been developed for carrying out a detailed simulation of an N-cell inverter, including the effect of the cellcapacitor voltage variations. Accurate models of IGBTs and diodes, using the manufacturers' published nonlinear conduction voltage drop and switching energy loss characteristics as a function of current, are included in the simulation program. The simulation uses a fixed time-step approach to solve the circuit voltages and currents. Device switching loss is computed by summing the switching energy, based on the actual device current and voltage, at each device switching transition during the simulation run to get a total energy loss per simulation cycle. The control PWM generation uses an 8-bit triangular carrier in order to simulate a real digital implementation
The simulation of a 4 kV dc-link, four-cell, three-phase inverter using EUPEC 2.5 kV, 1000 A power modules is used for the investigations. The simulated load was set as a simple resistor (1.2 Ω) in series with an inductor (2 mH), giving a lagging power factor of around 0.85. With modulation amplitude set to 0.9, the load in each phase is approximately 1 MW.
Each simulation was allowed to run until the steadystate was reached. This typically occurs after 4 sinusoidal cycles for the simulated load time-constants used. Figure 4 shows the typical waveforms associated with SPWM control, in this case the PD scheme with a m a = 0.9 (3600 Vpk) and m f = 15 (750 Hz carrier frequency). The individual capacitors' value will depend on the PWM switching frequency. In the simulations, the capacitance was selected to ensure that the voltage ripple on each cell does not exceed 10% of the nominal balanced voltage. Therefore, for a PWM switching frequency of 750 Hz, a 47000 µF capacitor is required. This ensures that the maximum voltage across each switch, which equals the voltage difference between adjacent cell-capacitors, does not exceed 1.5 kV. Figure 5 shows the cell-capacitor voltage waveforms for a complete balanced period of four sinusoidal output cycles. The effectiveness of the balancing control is confirmed since there is no net change in each voltage over the four cycles. Further confirmation of the correct system balancing can be seen in the device loss breakdown for one inverter limb detailed in Table 1 . This shows that the conduction and switching losses are equally spread in each IGBT (SW1 -SW4). The losses in each diode (D1 -D4) are also roughly equivalent. In order to compare the different SPWM schemes, simulations were undertaken on the same inverter model as above and using the same modulation indices (m f = 15 and m a = 0.9). The spectrum of the line-toline voltage for the PD, POD and PS control schemes are shown in Figure 6 . These reveal that the PD scheme has a lower harmonic content than the other schemes. This is mainly due to the additional significant side bands present in POD and PS schemes. The APOD is very similar to POD but has slightly lower amplitude harmonics either side of the PWM fundamental frequency (750 Hz). HPS is very similar to the PS scheme, but exhibits and are therefore not shown. µF. Note that the PS and HPS schemes have scaled equivalent m f values so that the switching frequency is the same in each case. It is clear that the PD scheme offers the lowest overall harmonic distortion, but the APOD scheme may be beneficial in static inverter systems, having the lowest DF2 figure. The results also indicate that it is beneficial to introduce a third harmonic component into the reference, which helps to slightly reduce the overall harmonic distortion. These distortion figures only indicate the harmonic content of the line to line voltage. Therefore, in a real application, the distortion in the current waveform should be compared, since it will include the filtering effect of the real load. Variations in the positioning of the carrier waveforms in the PD case relative to the reference have also been investigated. The standard PD scheme is deemed a Wtype where a peak in the carrier occurs at the reference peak. Alternatively, the carrier can be shifted by 180 o so that the trough coincides with the reference peak (M-type). Some work on this phase shift by Tolbert and Habetler (7) has suggested that there are some benefits in doing this. Therefore, simulations of carriers in 90 o offset steps were undertaken and the results are shown in Table 3 . These indicate that a slight improvement in spectral quality can be achieved by phase shifting all the PD carriers. However, the potential for minimising the switching losses in the inverter was not shown in the simulation results. This result is based on accurate switching energy loss calculation, rather than based on the number of switching instances in one cycle. The balancing operation over four consecutive cycles also helps to smooth out any variations. The detailed loss breakdown also reveals that the balancing control scheme adopted works correctly on all schemes. Table 5 contains the mean and standard deviation of the IGBT and diode losses for each scheme. In most cases, the losses in the individual devices are within 2% of each other. The exceptions being the APOD and HPS schemes. The results also reveal that the PD scheme with a third harmonic added to the reference leads to the most evenly spread power device losses in the power converter. Figure 7 shows a three-dimensional plot of THD variations for different capacitance values and operating frequencies. The THD is lowest where the voltage ripple is lowest. A practical design must take into account the increased power losses associated with increasing the inverter frequency. Figure 8 illustrates the effect on varying the PWM carrier frequency. The capacitor selection will also be a compromise between performance and cost. 
CONCLUSIONS
The selection of a suitable SPWM strategy has been shown to be important in optimising the system performance of a flying-capacitor inverter. Although there are various forms of multicarrier SPWM, it has been shown that the phase disposed (PD) method with third harmonic injection offers the best solution for the flying-capacitor inverter when system balancing control is employed. The simulation results also reveal that the inverter power losses are not dependent on SPWM strategy but are solely dependent on the switching frequency.
